Si Nanoelectronic Device Technology

November 30, 2009

Hiroshi Iwai

Tokyo Institute of Technology

My research standing point and aim

Contribute to our human society through developing new electronic device technology.

Still our society does need the improvement of electronic device for power consumption and performance, as well as new function.

My research standing point and aim

Develop the technologies for which not many people are participating now, and which are very difficult and challenging, but which I believe to be the key and mainstream after 10 – 25 years. For integrated circuit technology, there are still strong demands for decreasing power consumption, and increasing performance as you can see for center and also for your own PC.

What we can do from integrated circuit side?

Solution is not in so-called 'beyond CMOS' technology, but in the extension mainstream CMOS technology.

Extension of mainstream technology will take care the problems for another 20 years.

What I can contribute in the extension mainstream CMOS technology which will be realized in 25 years.

We selected challenging items.

- 1. High-k with EOT less than 0.5 nm
- 2. Si nanowire FET
- 3. Si nanowire FET

Scaling Method: by R. Dennard in 1974



Scaling down approach is very beautiful and imprtant

2 Generations scaling	k= 0.7 ² =0.5 if we keep the chip area the same for scaling
Single MOFET	
	$Vdd \rightarrow 0.5$
	$Lg \rightarrow 0.5$
	Id $\rightarrow 0.5$
	$Cg \rightarrow 0.5$
	P (Power)/Clock
	$\rightarrow 0.5^3 = 0.125$
	τ (Switching time) $\rightarrow 0.5$
Chip	
	N (# of Tr) $\rightarrow 1/0.5^2 = 4$
	f (Clock) $\rightarrow 1/0.5 = 2$
	P (Power) \rightarrow 1

- The concerns for limits of down-scaling have been announced for every generation.
- However, down-scaling of CMOS is still the 'royal road'* for high performance and low power.

- Effort for the down-scaling has to be continued by all means.

***** Euclid of Alexandria (325BC?-265BC?)

'There is no royal road to Geometry'

Mencius (Meng-zi), China (372BC?-289BC?)

孟子:王道,覇道 (Rule of right vs. Rule of military)

- -There will be still 4~6 generations left until we reach 11 ~ 5.5 nm technologies, at which we will reach downscaling limit, in some year between 2020-30 (H. Iwai, IWJT2008).
- -Even After reaching the down-scaling limit, we could still continue R & D, seeking sufficiently higher Id-sat under low Vdd.
- -Two candidates have emerged for R & D
 - 1. Nanowire/tube MOSFETs
 - 2. Alternative channel MOSFETs (III-V, Ge)
- Other Beyond CMOS devices are still in the cloud.



Before reaching the scaling limit, we need to pursuit the down scaling limit, introducing new materials such as (1) high-k.

Then, (2) Si-nanowire and (3) Alternative channel (III-V and Ge).

That is why I am concentrating the research of The above 3 - (1), (2), (3).

Gate oxide scaling is very important also for suppressing the variation.



Assumption: Random dopant fluctuation is Main source of Random Variability: Line width roughness of Lg and Wg is not considered in this

Source: 2007 ITRS Winter Public Conf.

EOT (Equivalent gate oxide thickness) is supposed to saturate at 0.5

Saturation of EOT thinning is a serious roadblock to proper down-scaling → short-channel effect & Vth variation



High-k for Further Scaling



- SiO₂ interfacial layer inserted or re-grown for
 - recovery of degraded mobility
 - interface state, reliability (TDDB, BTI), etc.
- SiO₂-IL free structure (direct contact of high-k/Si) is required for EOT=0.5nm
- EOT scaling is expected down to 0.5 nm in ITRS

SiO_x -IL growth at HfO₂/Si Interface



Phase separator

 $HfO_{2} + Si + O_{2} \rightarrow HfO_{2} + Si + 20^{*} \rightarrow HfO_{2} + SiO_{2}$ H. Shimizu, JJAP, 44, pp. 6131 Oxygen supplied from W gate electrode D.J.Lichtenwalner, Tans. ECS 11, 319 SiO_x-IL is formed after annealing Oxygen control is required for optimizing the reaction 14

La-Silicate Reaction at La₂O₃/Si Direct contact high-k/Si is possible



La₂O₃ can achieve direct contact of high-k/Si

EOT<0.5nm with Gain in Drive Current



14% of I_d increase is observed even at saturation region

EOT below 0.4nm is still useful for scaling

Si nanowire FET with Semi-1D Ballistic Transport



Source: T. Ohno, K. Shiraishi, and T. Ogawa, Phys. Rev. Lett. ,1992

(a) A cross sectional TEM image of Si NW FET in this work. Oxide support still remains thanks to nanowire sidewall (SiN). Semi-Around gate structure, nearby 300 degree of whose channel is surrounded by gate oxide and poly-Si electrode. Schematic illustration is shown in upper-right.



 D_W =25nm and D_H =35nm. Fairly nice I_{on}/I_{off} ratio of 10⁷ with a low subthrshold slope of 71mV/dec. has been obtained.



Effective electron mobility of [110]-directed multi channel Si NW FET in this work. (D_w =25nm, D_H =35nm)

