

Si Nanoelectronic Device Technology

November 30, 2009

Hiroshi Iwai

Tokyo Institute of Technology

My research standing point and aim

Contribute to our human society through developing new electronic device technology.

Still our society does need the improvement of electronic device for power consumption and performance, as well as new function.

My research standing point and aim

Develop the technologies for which not many people are participating now, and which are very difficult and challenging, but which I believe to be the key and mainstream after 10 – 25 years.

For integrated circuit technology, there are still strong demands for decreasing power consumption, and increasing performance as you can see for center and also for your own PC.

What we can do from integrated circuit side?

Solution is not in so-called 'beyond CMOS' technology, but in the extension mainstream CMOS technology.


Extension of mainstream technology will take care the problems for another 20 years.

What I can contribute in the extension mainstream CMOS technology which will be realized in 25 years.

We selected challenging items.


1. High-k with EOT less than 0.5 nm
2. Si nanowire FET
3. Si nanowire FET

Scaling Method: by R. Dennard in 1974



Wdep: Space Charge Region (or Depletion Region) Width

Wdep has to be suppressed
Otherwise, large leakage
between S and D



Leakage current

Potential in space charge region is high, and thus, electrons in source are attracted to the space charge region.


K=0.7
for
example

$$X, Y, Z : K, \quad V : K, \quad Na : 1/K$$

By the scaling, Wdep is suppressed in proportion,
and thus, leakage can be suppressed.


K

→ Good scaled I-V characteristics



$$W_{dep} \propto \sqrt{V/Na}$$

: K



Scaling down approach is very beautiful and important

2 Generations scaling	$k = 0.7^2 = 0.5$ if we keep the chip area the same for scaling
Single MOFET	$V_{dd} \rightarrow 0.5$ $L_g \rightarrow 0.5$ $I_d \rightarrow 0.5$ $C_g \rightarrow 0.5$ P (Power)/Clock $\rightarrow 0.5^3 = 0.125$ τ (Switching time) $\rightarrow 0.5$
Chip	N (# of Tr) $\rightarrow 1/0.5^2 = 4$ f (Clock) $\rightarrow 1/0.5 = 2$ P (Power) $\rightarrow 1$

- The concerns for limits of down-scaling have been announced for every generation.
- However, down-scaling of CMOS is still the 'royal road'* for high performance and low power.
- Effort for the down-scaling has to be continued by all means.

* Euclid of Alexandria (325BC?-265BC?)

'There is no royal road to Geometry'

Mencius (Meng-zi), China (372BC?-289BC?)


孟子: 王道, 霸道 (Rule of right vs. Rule of military)

Before reaching the scaling limit, we need to pursue the down scaling limit, introducing new materials such as (1) high-k.

Then, (2) Si-nanowire and (3) Alternative channel (III-V and Ge) .

That is why I am concentrating the research of The above 3 – (1), (2), (3).


Gate oxide scaling is very important also for suppressing the variation.



Assumption: Random dopant fluctuation is Main source of Random Variability: Line width roughness of L_g and W_g is not considered in this

EOT (Equivalent gate oxide thickness) is supposed to saturate at 0.5



Saturation of EOT thinning is a serious roadblock to proper down-scaling → short-channel effect & V_{th} variation



Is 0.5nm real limit?

Saturation

High-k for Further Scaling




SiO₂ interfacial layer inserted or re-grown for

- recovery of degraded mobility
- interface state, reliability (TDDDB, BTI), etc.


- **SiO₂-IL free structure (direct contact of high-k/Si) is required for EOT=0.5nm**
- **EOT scaling is expected down to 0.5 nm in ITRS**

SiO_x-IL growth at HfO₂/Si Interface



TEM image 500 °C 30min



XPS Si1s spectrum



Phase separator



Oxygen supplied from W gate electrode

H. Shimizu, JJAP, 44, pp. 6131


D.J.Lichtenwalner, Tans. ECS 11, 319

SiO_x-IL is formed after annealing

Oxygen control is required for optimizing the reaction


La-Silicate Reaction at $\text{La}_2\text{O}_3/\text{Si}$

Direct contact high-k/Si is possible




La_2O_3 can achieve direct contact of high-k/Si

EOT<0.5nm with Gain in Drive Current



14% of I_d increase is observed even at saturation region



EOT below 0.4nm is still useful for scaling

Si nanowire FET with Semi-1D Ballistic Transport

Merit of Si-nanowire

Source: Y. Lee., T. Nagata., K. Kakushima., K. Shiraishi, and H. Iwai, IWDTF 2008, Tokyo, November, 2008

Trade off

Carrier scattering probability



Small **Large**

of quantum channel

Small

Large


E-k band



High Conduction (1D)
 $G_0 = 77.8 \mu S / \text{wire}$

Multiple quantum channel (QC) used for conduction

Reduction in I_{off} (I_{sd} -leak)




Good control of I_{sd} -leak by surrounding gate

Increase in I_{on} (I_{d-sat})




dense nanowires





High-density lateral and vertical integration

Source: T. Ohno, K. Shiraishi, and T. Ogawa, Phys. Rev. Lett. ,1992

(a) A cross sectional TEM image of Si NW FET in this work. Oxide support still remains thanks to nanowire sidewall (SiN). Semi-Around gate structure, nearby 300 degree of whose channel is surrounded by gate oxide and poly-Si electrode. Schematic illustration is shown in upper-right.



$D_W=25\text{nm}$ and $D_H=35\text{nm}$.
Fairly nice $I_{\text{on}}/I_{\text{off}}$ ratio of 10^7 with a low subthreshold slope of 71mV/dec . has been obtained.



Effective electron mobility of [110]-directed multi channel Si NW FET in this work. ($D_W=25\text{nm}$, $D_H=35\text{nm}$)

